[svn] / trunk / xvidcore / src / xvid.c Repository:
ViewVC logotype

Diff of /trunk/xvidcore/src/xvid.c

Parent Directory Parent Directory | Revision Log Revision Log | View Patch Patch

revision 1566, Sun Dec 5 13:56:13 2004 UTC revision 1709, Wed Jun 14 21:44:07 2006 UTC
# Line 19  Line 19 
19   *  along with this program ; if not, write to the Free Software   *  along with this program ; if not, write to the Free Software
20   *  Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307 USA   *  Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307 USA
21   *   *
22   * $Id: xvid.c,v 1.57 2004-12-05 13:56:13 syskin Exp $   * $Id: xvid.c,v 1.69 2006-06-14 21:44:07 Skal Exp $
23   *   *
24   ****************************************************************************/   ****************************************************************************/
25    
# Line 40  Line 40 
40  #include "utils/mbfunctions.h"  #include "utils/mbfunctions.h"
41  #include "quant/quant.h"  #include "quant/quant.h"
42  #include "motion/motion.h"  #include "motion/motion.h"
43    #include "motion/gmc.h"
44  #include "motion/sad.h"  #include "motion/sad.h"
45  #include "utils/emms.h"  #include "utils/emms.h"
46  #include "utils/timer.h"  #include "utils/timer.h"
# Line 51  Line 52 
52  unsigned int xvid_debug = 0; /* xvid debug mask */  unsigned int xvid_debug = 0; /* xvid debug mask */
53  #endif  #endif
54    
55  #if defined(ARCH_IS_IA32) && defined(_MSC_VER)  #if (defined(ARCH_IS_IA32) || defined(ARCH_IS_X86_64)) && defined(_MSC_VER)
56  #       include <windows.h>  #       include <windows.h>
57  #elif defined(ARCH_IS_IA32) || defined(ARCH_IS_PPC)  #elif defined(ARCH_IS_IA32) || defined(ARCH_IS_X86_64) || defined(ARCH_IS_PPC)
58  #       include <signal.h>  #       include <signal.h>
59  #       include <setjmp.h>  #       include <setjmp.h>
60    
# Line 76  Line 77 
77   *   0 : SIGILL was *not* signalled   *   0 : SIGILL was *not* signalled
78   *   1 : SIGILL was signalled   *   1 : SIGILL was signalled
79   */   */
80  #if defined(ARCH_IS_IA32) && defined(_MSC_VER)  #if (defined(ARCH_IS_IA32) || defined(ARCH_IS_X86_64)) && defined(_MSC_VER)
81  static int  static int
82  sigill_check(void (*func)())  sigill_check(void (*func)())
83  {  {
# Line 89  Line 90 
90          }          }
91          return(0);          return(0);
92  }  }
93  #elif defined(ARCH_IS_IA32) || defined(ARCH_IS_PPC)  #elif defined(ARCH_IS_IA32) || defined(ARCH_IS_X86_64) || defined(ARCH_IS_PPC)
94  static int  static int
95  sigill_check(void (*func)())  sigill_check(void (*func)())
96  {  {
# Line 126  Line 127 
127    
128  /* detect cpu flags  */  /* detect cpu flags  */
129  static unsigned int  static unsigned int
130  detect_cpu_flags()  detect_cpu_flags(void)
131  {  {
132          /* enable native assembly optimizations by default */          /* enable native assembly optimizations by default */
133          unsigned int cpu_flags = XVID_CPU_ASM;          unsigned int cpu_flags = XVID_CPU_ASM;
134    
135  #if defined(ARCH_IS_IA32)  #if defined(ARCH_IS_IA32) || defined(ARCH_IS_X86_64)
136          cpu_flags |= check_cpu_features();          cpu_flags |= check_cpu_features();
137          if ((cpu_flags & XVID_CPU_SSE) && sigill_check(sse_os_trigger))          if ((cpu_flags & XVID_CPU_SSE) && sigill_check(sse_os_trigger))
138                  cpu_flags &= ~XVID_CPU_SSE;                  cpu_flags &= ~XVID_CPU_SSE;
# Line 183  Line 184 
184          idct = idct_int32;          idct = idct_int32;
185    
186          /* Only needed on PPC Altivec archs */          /* Only needed on PPC Altivec archs */
187          sadInit = 0;          sadInit = NULL;
188    
189          /* Restore FPU context : emms_c is a nop functions */          /* Restore FPU context : emms_c is a nop functions */
190          emms = emms_c;          emms = emms_c;
# Line 210  Line 211 
211          transfer_8to16sub  = transfer_8to16sub_c;          transfer_8to16sub  = transfer_8to16sub_c;
212          transfer_8to16subro  = transfer_8to16subro_c;          transfer_8to16subro  = transfer_8to16subro_c;
213          transfer_8to16sub2 = transfer_8to16sub2_c;          transfer_8to16sub2 = transfer_8to16sub2_c;
214            transfer_8to16sub2ro = transfer_8to16sub2ro_c;
215          transfer_16to8add  = transfer_16to8add_c;          transfer_16to8add  = transfer_16to8add_c;
216          transfer8x8_copy   = transfer8x8_copy_c;          transfer8x8_copy   = transfer8x8_copy_c;
217            transfer8x4_copy   = transfer8x4_copy_c;
218    
219          /* Interlacing functions */          /* Interlacing functions */
220          MBFieldTest = MBFieldTest_c;          MBFieldTest = MBFieldTest_c;
# Line 221  Line 224 
224          interpolate8x8_halfpel_v  = interpolate8x8_halfpel_v_c;          interpolate8x8_halfpel_v  = interpolate8x8_halfpel_v_c;
225          interpolate8x8_halfpel_hv = interpolate8x8_halfpel_hv_c;          interpolate8x8_halfpel_hv = interpolate8x8_halfpel_hv_c;
226    
227            interpolate8x4_halfpel_h  = interpolate8x4_halfpel_h_c;
228            interpolate8x4_halfpel_v  = interpolate8x4_halfpel_v_c;
229            interpolate8x4_halfpel_hv = interpolate8x4_halfpel_hv_c;
230    
231          interpolate8x8_halfpel_add = interpolate8x8_halfpel_add_c;          interpolate8x8_halfpel_add = interpolate8x8_halfpel_add_c;
232          interpolate8x8_halfpel_h_add = interpolate8x8_halfpel_h_add_c;          interpolate8x8_halfpel_h_add = interpolate8x8_halfpel_h_add_c;
233          interpolate8x8_halfpel_v_add = interpolate8x8_halfpel_v_add_c;          interpolate8x8_halfpel_v_add = interpolate8x8_halfpel_v_add_c;
# Line 300  Line 307 
307          sse8_16bit = sse8_16bit_c;          sse8_16bit = sse8_16bit_c;
308          sse8_8bit  = sse8_8bit_c;          sse8_8bit  = sse8_8bit_c;
309    
310            init_GMC(cpu_flags);
311    
312  #if defined(ARCH_IS_IA32)  #if defined(ARCH_IS_IA32)
313    
314          if ((cpu_flags & XVID_CPU_MMX) || (cpu_flags & XVID_CPU_MMXEXT) ||          if ((cpu_flags & XVID_CPU_MMX) || (cpu_flags & XVID_CPU_MMXEXT) ||
# Line 339  Line 348 
348                  transfer_8to16sub2 = transfer_8to16sub2_mmx;                  transfer_8to16sub2 = transfer_8to16sub2_mmx;
349                  transfer_16to8add  = transfer_16to8add_mmx;                  transfer_16to8add  = transfer_16to8add_mmx;
350                  transfer8x8_copy   = transfer8x8_copy_mmx;                  transfer8x8_copy   = transfer8x8_copy_mmx;
351                    transfer8x4_copy   = transfer8x4_copy_mmx;
352    
353                  /* Interlacing Functions */                  /* Interlacing Functions */
354                  MBFieldTest = MBFieldTest_mmx;                  MBFieldTest = MBFieldTest_mmx;
# Line 348  Line 358 
358                  interpolate8x8_halfpel_v  = interpolate8x8_halfpel_v_mmx;                  interpolate8x8_halfpel_v  = interpolate8x8_halfpel_v_mmx;
359                  interpolate8x8_halfpel_hv = interpolate8x8_halfpel_hv_mmx;                  interpolate8x8_halfpel_hv = interpolate8x8_halfpel_hv_mmx;
360    
361                    interpolate8x4_halfpel_h  = interpolate8x4_halfpel_h_mmx;
362                    interpolate8x4_halfpel_v  = interpolate8x4_halfpel_v_mmx;
363                    interpolate8x4_halfpel_hv = interpolate8x4_halfpel_hv_mmx;
364    
365                  interpolate8x8_halfpel_add = interpolate8x8_halfpel_add_mmx;                  interpolate8x8_halfpel_add = interpolate8x8_halfpel_add_mmx;
366                  interpolate8x8_halfpel_h_add = interpolate8x8_halfpel_h_add_mmx;                  interpolate8x8_halfpel_h_add = interpolate8x8_halfpel_h_add_mmx;
367                  interpolate8x8_halfpel_v_add = interpolate8x8_halfpel_v_add_mmx;                  interpolate8x8_halfpel_v_add = interpolate8x8_halfpel_v_add_mmx;
# Line 415  Line 429 
429                  interpolate8x8_halfpel_v  = interpolate8x8_halfpel_v_xmm;                  interpolate8x8_halfpel_v  = interpolate8x8_halfpel_v_xmm;
430                  interpolate8x8_halfpel_hv = interpolate8x8_halfpel_hv_xmm;                  interpolate8x8_halfpel_hv = interpolate8x8_halfpel_hv_xmm;
431    
432                    interpolate8x4_halfpel_h  = interpolate8x4_halfpel_h_xmm;
433                    interpolate8x4_halfpel_v  = interpolate8x4_halfpel_v_xmm;
434                    interpolate8x4_halfpel_hv = interpolate8x4_halfpel_hv_xmm;
435    
436                  interpolate8x8_halfpel_add = interpolate8x8_halfpel_add_xmm;                  interpolate8x8_halfpel_add = interpolate8x8_halfpel_add_xmm;
437                  interpolate8x8_halfpel_h_add = interpolate8x8_halfpel_h_add_xmm;                  interpolate8x8_halfpel_h_add = interpolate8x8_halfpel_h_add_xmm;
438                  interpolate8x8_halfpel_v_add = interpolate8x8_halfpel_v_add_xmm;                  interpolate8x8_halfpel_v_add = interpolate8x8_halfpel_v_add_xmm;
# Line 429  Line 447 
447    
448                  /* Buffer transfer */                  /* Buffer transfer */
449                  transfer_8to16sub2 = transfer_8to16sub2_xmm;                  transfer_8to16sub2 = transfer_8to16sub2_xmm;
450                    transfer_8to16sub2ro = transfer_8to16sub2ro_xmm;
451    
452                  /* Colorspace transformation */                  /* Colorspace transformation */
453                  yv12_to_yv12  = yv12_to_yv12_xmm;                  yv12_to_yv12  = yv12_to_yv12_xmm;
# Line 450  Line 469 
469                  interpolate8x8_halfpel_h = interpolate8x8_halfpel_h_3dn;                  interpolate8x8_halfpel_h = interpolate8x8_halfpel_h_3dn;
470                  interpolate8x8_halfpel_v = interpolate8x8_halfpel_v_3dn;                  interpolate8x8_halfpel_v = interpolate8x8_halfpel_v_3dn;
471                  interpolate8x8_halfpel_hv = interpolate8x8_halfpel_hv_3dn;                  interpolate8x8_halfpel_hv = interpolate8x8_halfpel_hv_3dn;
472    
473                    interpolate8x4_halfpel_h = interpolate8x4_halfpel_h_3dn;
474                    interpolate8x4_halfpel_v = interpolate8x4_halfpel_v_3dn;
475                    interpolate8x4_halfpel_hv = interpolate8x4_halfpel_hv_3dn;
476          }          }
477    
478          if ((cpu_flags & XVID_CPU_3DNOWEXT)) {          if ((cpu_flags & XVID_CPU_3DNOWEXT)) {
# Line 461  Line 484 
484                  transfer_8to16subro =  transfer_8to16subro_3dne;                  transfer_8to16subro =  transfer_8to16subro_3dne;
485                  transfer_16to8add = transfer_16to8add_3dne;                  transfer_16to8add = transfer_16to8add_3dne;
486                  transfer8x8_copy = transfer8x8_copy_3dne;                  transfer8x8_copy = transfer8x8_copy_3dne;
487                    transfer8x4_copy = transfer8x4_copy_3dne;
488    
489                  if ((cpu_flags & XVID_CPU_MMXEXT)) {                  if ((cpu_flags & XVID_CPU_MMXEXT)) {
490                          /* Inverse DCT */                          /* Inverse DCT */
# Line 474  Line 498 
498                          interpolate8x8_halfpel_v = interpolate8x8_halfpel_v_3dne;                          interpolate8x8_halfpel_v = interpolate8x8_halfpel_v_3dne;
499                          interpolate8x8_halfpel_hv = interpolate8x8_halfpel_hv_3dne;                          interpolate8x8_halfpel_hv = interpolate8x8_halfpel_hv_3dne;
500    
501                            interpolate8x4_halfpel_h = interpolate8x4_halfpel_h_3dne;
502                            interpolate8x4_halfpel_v = interpolate8x4_halfpel_v_3dne;
503                            interpolate8x4_halfpel_hv = interpolate8x4_halfpel_hv_3dne;
504    
505                          /* Quantization */                          /* Quantization */
506                          quant_h263_intra = quant_h263_intra_3dne;               /* cmov only */                          quant_h263_intra = quant_h263_intra_3dne;               /* cmov only */
507                          quant_h263_inter = quant_h263_inter_3dne;                          quant_h263_inter = quant_h263_inter_3dne;
# Line 507  Line 535 
535                  sad16    = sad16_sse2;                  sad16    = sad16_sse2;
536                  dev16    = dev16_sse2;                  dev16    = dev16_sse2;
537    
538                  /* DCT operators                  /* DCT operators */
                  * no iDCT because it's not "Walken matching" */  
539                  fdct = fdct_sse2_skal;                  fdct = fdct_sse2_skal;
540        /* idct = idct_sse2_skal; */   /* Is now IEEE1180 and Walken compliant. Disabled until fully tested. */
541    
542                  /* postprocessing */                  /* postprocessing */
543                  image_brightness = image_brightness_sse2;                  image_brightness = image_brightness_sse2;
# Line 595  Line 623 
623            dequant_h263_intra = dequant_h263_intra_altivec_c;            dequant_h263_intra = dequant_h263_intra_altivec_c;
624            dequant_h263_inter = dequant_h263_inter_altivec_c;            dequant_h263_inter = dequant_h263_inter_altivec_c;
625    
626                      dequant_mpeg_intra = dequant_mpeg_intra_altivec_c;
627                      dequant_mpeg_inter = dequant_mpeg_inter_altivec_c;
628    
629                    /* Qpel stuff */                    /* Qpel stuff */
630                    xvid_QP_Funcs = &xvid_QP_Funcs_Altivec_C;                    xvid_QP_Funcs = &xvid_QP_Funcs_Altivec_C;
631                    xvid_QP_Add_Funcs = &xvid_QP_Add_Funcs_Altivec_C;                    xvid_QP_Add_Funcs = &xvid_QP_Add_Funcs_Altivec_C;
632          }          }
633  #endif  #endif
634    
635    #if defined(ARCH_IS_X86_64)
636            /* For now, only XVID_CPU_ASM is looked for, so user can still
637             * disable asm usage the usual way. When Intel EMT64 cpus will
638             * be out, maybe we'll have to check more precisely what cpu
639             * features there really are. */
640            if (cpu_flags & XVID_CPU_ASM) {
641                    /* SIMD state flusher */
642                    emms = emms_mmx;
643    
644                    /* DCT operators */
645                    fdct = fdct_skal_x86_64;
646                    idct = idct_x86_64;
647    
648                    /* SAD operators */
649                    sad16      = sad16_x86_64;
650                    sad8       = sad8_x86_64;
651                    sad16bi    = sad16bi_x86_64;
652                    sad8bi     = sad8bi_x86_64;
653                    dev16      = dev16_x86_64;
654                    sad16v     = sad16v_x86_64;
655                    sse8_16bit = sse8_16bit_x86_64;
656                    sse8_8bit  = sse8_8bit_x86_64;
657    
658                    /* Interpolation operators */
659                    interpolate8x8_halfpel_h  = interpolate8x8_halfpel_h_x86_64;
660                    interpolate8x8_halfpel_v  = interpolate8x8_halfpel_v_x86_64;
661                    interpolate8x8_halfpel_hv = interpolate8x8_halfpel_hv_x86_64;
662    
663                    interpolate8x8_halfpel_add = interpolate8x8_halfpel_add_x86_64;
664                    interpolate8x8_halfpel_h_add = interpolate8x8_halfpel_h_add_x86_64;
665                    interpolate8x8_halfpel_v_add = interpolate8x8_halfpel_v_add_x86_64;
666                    interpolate8x8_halfpel_hv_add = interpolate8x8_halfpel_hv_add_x86_64;
667    
668                    interpolate8x8_6tap_lowpass_h = interpolate8x8_6tap_lowpass_h_x86_64;
669                    interpolate8x8_6tap_lowpass_v = interpolate8x8_6tap_lowpass_v_x86_64;
670    
671                    interpolate8x8_avg2 = interpolate8x8_avg2_x86_64;
672                    interpolate8x8_avg4 = interpolate8x8_avg4_x86_64;
673    
674                    /* Quantization related functions */
675                    quant_h263_intra   = quant_h263_intra_x86_64;
676                    quant_h263_inter   = quant_h263_inter_x86_64;
677                    dequant_h263_intra = dequant_h263_intra_x86_64;
678                    dequant_h263_inter = dequant_h263_inter_x86_64;
679                    quant_mpeg_intra   = quant_mpeg_intra_x86_64;
680                    quant_mpeg_inter   = quant_mpeg_inter_x86_64;
681                    dequant_mpeg_intra   = dequant_mpeg_intra_x86_64;
682                    dequant_mpeg_inter   = dequant_mpeg_inter_x86_64;
683    
684                    /* Block related functions */
685                    transfer_8to16copy  = transfer_8to16copy_x86_64;
686                    transfer_16to8copy  = transfer_16to8copy_x86_64;
687                    transfer_8to16sub   = transfer_8to16sub_x86_64;
688                    transfer_8to16subro = transfer_8to16subro_x86_64;
689                    transfer_8to16sub2  = transfer_8to16sub2_x86_64;
690                    transfer_8to16sub2ro= transfer_8to16sub2ro_x86_64;
691                    transfer_16to8add   = transfer_16to8add_x86_64;
692                    transfer8x8_copy    = transfer8x8_copy_x86_64;
693    
694                    /* Qpel stuff */
695                    xvid_QP_Funcs = &xvid_QP_Funcs_x86_64;
696                    xvid_QP_Add_Funcs = &xvid_QP_Add_Funcs_x86_64;
697    
698                    /* Interlacing Functions */
699                    MBFieldTest = MBFieldTest_x86_64;
700            }
701    #endif
702    
703  #if defined(_DEBUG)  #if defined(_DEBUG)
704      xvid_debug = init->debug;      xvid_debug = init->debug;
705  #endif  #endif
# Line 616  Line 715 
715                  return XVID_ERR_VERSION;                  return XVID_ERR_VERSION;
716    
717          info->actual_version = XVID_VERSION;          info->actual_version = XVID_VERSION;
718          info->build = "xvid-1.1-cvshead";          info->build = "xvid-1.2.0-dev";
719          info->cpu_flags = detect_cpu_flags();          info->cpu_flags = detect_cpu_flags();
   
 #if defined(_SMP) && defined(WIN32)  
         info->num_threads = pthread_num_processors_np();;  
 #else  
720          info->num_threads = 0;          info->num_threads = 0;
721    
722    #if defined(WIN32)
723      {
724        DWORD dwProcessAffinityMask, dwSystemAffinityMask;
725        if (GetProcessAffinityMask(GetCurrentProcess(), &dwProcessAffinityMask, &dwSystemAffinityMask)) {
726          int i;
727          for(i=0; i<32; i++) {
728            if ((dwProcessAffinityMask & (1<<i)))
729              info->num_threads++;
730          }
731        }
732      }
733  #endif  #endif
734    
735          return 0;          return 0;

Legend:
Removed from v.1566  
changed lines
  Added in v.1709

No admin address has been configured
ViewVC Help
Powered by ViewVC 1.0.4